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Synopsis
In this paper, the parallel inverter circuit with the load consisted of resistive
load and constant reactive load in parallel, is analyzed taking into acourlt
the doc source reactance.
The circuit has a good voltage regulation for the variation of resistive load
current, except the vicinity of no load.
The design method in using the results of analysis is also discussed.
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Fig.2 Equivalent circuits of parallel inverter.
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parallel.
4) The source current is is continuous.
5) The period in every half cycle is equal to to.
From these asumptions, the equivalent circuits
of the circuit in Fig. 1 are given as shown in
Fig. 2 (a), (b).
§ 1. Introduction
In the parallel inverter circuit with trans-
former, the effects of transformer exciting
reactance on circuit performance has been
investigatedo. Consequently, it is explained
that some values of exciting reactance of trans-
former are usefull to improve the voltage
regulatlon.
By using this characteristics, the parallel in-
verter circuit having a good voltage regulation
can be designed.
Eqs. (1)-(4) are rewritten In the operational
matrix form as follows.
§ 3. Circuit analysis
From Fig.2, following equations are intro-
duced.
Fig. I Bridge type parallel inverter circuit with
parallel inductive load.
§ 2. AsuIUptions and equivalent circuits
For the analysis of the circuit is shown in
Fig. 1, following asumptions are introduced.
1) Resistances of reactor, doc source, capacitor,
etc. are negligible.
2) On the thyristor, leakage current in uncon-
ducting condition, voltage drop in conducting
condition, turn-on time and reverse current at
turn-off, are negligible.
3) The load is consisted of resistance Rand
constant indactance L that is connected in
L dis/dt+va=E
L dijdt= Vo
(1)
(2)
(3)
(4)
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Therefore, from Eq. (1)
['0Jo Va dt= Eto (12)
where, i'=is-iL , l/L'=l/Ls+l/L, i'+Oand
Va+0 are initial values of i' and Va. Solving Eq.
(5) and transforming into the time function,
we have
Then, from Eq. (2)
. 1 flO . +0
lw = TJo Vc dt+l 1. (13)
(6)
In Eq. (13), as iw = - iL +0,
(14)
where, [cp] is a term related to the source vol-
tage E, and [X] is a term related to the initial
conditions.
Substituting to, that is, the time interval of
the first circuit mode or of the half cycle, into
Eq. (6), we have
where, i/o and VaD are final values of i' and
Va in the first circuit mode.
The inverter circuit is a periodically interr-
upted circuit which is operated symmetrically.
Therefore, in steady state, Va and iL are sym-
metrical waves, and the wave formes of is are
same in both the first and the second circuit
modes. Thus, Vao = - Va +0, iw = - iL +0, iSD = is+0.
From these relation,
By the use of Eqs. (14), (9) and (6), the wave
forms of Va and i' in the steady state are obta-
ined.
Now, the parameter Y, X s, X, Js, J and K
are determined as follows. Y =(I}C, X =(I}L,
X=(I}L, Js=YXs, J=YXandK=YR. Where,
(J) is the angle velocity of the inverter driving
frequency. Substituting these relations into
Eqs. (14), (9) and (6), the wave forms of I'a are
depicted in dimentionless form by the parame-
ters ofJ~, J and K, but the current i' can not
be caluculated by these three parameters.
[ it] [it+oJo = [SCoJE+ [XoJ +0
VaD Va
(7)
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substituting Eq. (8) and Vao= -I'a+o into Eq.
(7), we have
J$~W·Cls'"'2.o.J:.~~c L"'ts
K-WCR"2.0
1"1000 (Hi), C=15." C"FJ
L-1,3Q (mH), ls~3.18 (ll1H)
R"20 (.Q-J, e"l (V)
o
I
."
r
_wt
-100 {L
(8)
(9)
[ ito J= ([ UJ - [XoJ [AJt 1 { [SCoJEVao
+ [XoJ [2~w]
where, [U] is a unit matrix, and [A] is a
transformation matrix as follows. Fig.3 Calculated example of wave forms.
In the steady state, iw can be determined as
follows. Since the relation iSD = is+0 is obtained,
[ ito JC=iAJ[itoJ=[l 0J[itoJ (10)
- Vao " VCD °-1 VCD
flO dis dt L [. JIO °Ls Jo dt = S ls 0 = (11 )
The digital computer is used for the calcula-
tion. In Fig. 3, the caluculated example of
wave forms is shown. In Fig. 4, the wave
forms of valE are shown, and minimam values
of parameters JS=(I}2CLs in the wave forms
with each same values of parameters K=w CR
and J = (l}2 CL, are corespond to boundary poin t
where source current comes to be interrupted.
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Fig.4 Caluculated wave forms of capacitor voltage.
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Fig. 5 Capacitor voltage in effective value.
The effective values of capactitor voltage Va
are shown in Fig. 5, only in the case that the
source current is continuous. The boundary
conditions which source current is is turned to
interrupted condition from continuous, are
shown in Fig. 6.
The mean value of source current Is is de-
termined as follows.
(15)
§ 4. Experitnental result
It is experimented on the circuit in Fig. 1.
The reactor Ls and L are coreless. The water
resistor is used as the load resistor. Substracting
the voltage drops by the thyristor and the
resistance of reactor L s from the source voltage,
the actual source voltage E is determined. The
examles of wave forms of thyristor temminal
voltage and source current are shown in Fig. 7
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§ 5. Design exatnple
Next, the design example
using the analyzed result, is
shown. The specifications
of the circuit are determin-
ed as follows, the circuit
conection is as shown in
Fig. 1, the driving frequency
f= 360 Hz, the out-put vol-
tage in full load Vo= 30V,
the variation of load resi-
stance R=2-20JJ.
At the first, the parame-
ter j = 1.5 is picked up from
Fig. 5, since regulation of
the output voltage due to
the variation of K, that is,
the resistive load R, is rel-
atively small. the parame-
ter K is determined to 0.2-
2.0, proportional to the variation of R. In the
case of j= 1.5, K=0.2, it is necessary that the
turn-off time of the thyristor is shorter than
38 f.lS, as shown from Fig. 4. From the relation
K= YR, Y=O.l, accordingly C=44 f.lF, are
determined. And from j = YX= 1.5, X = 15,
accordingly L = 6.6 mH, are determined.
Taking J~= 1.0, that is, the value which sourse
current is not interrupted by the variation of
K, Ls =4.4 rnH is determined.
The ideal characteristices of the circuit are
as follows. On the full load, E=28 V is neces-
sary to get Va = 30 V, since VolE = 1.06 from
Fig. 5. And then Is = 16 A from Eq. (15). On
the minimum load, Vo=32V, since Vc/ E= 1.15.
And then Is = 1. 85 A. If the inductance L is
infinitive, Vo is 58 Vat the minimum load.
For the practical design, it is necessary to
consider the voltage drop of the winding resi-
stance Rs of the reactor Ls and the voltage
drop ESOR of the thyristor on conducting. For
example, if ESOR = 1 (V) x 2, R = 0.1 (fJ), the
practical sourse voltage E' is E+EsOR+Rs Is
= 32 (V), Vo at minimum load is (Vol E) x (E'-
ESOR - Rs I.~) = 34. 3(V).
The experimenntal result of the output vol-
tage characteristices is shown in Fig. 9. In
Fig.9, the circuit characteristices without re-
actor L, and those with feedback rectifiers2) and
without reactor L, are shown in comparision.
The reverse blocking times of thyristor on full
load were about 40 f.lS for every type of circuits.
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Fig.8 Measured wave forms of thyristor voltage
across A-K (upper side) and source current (under
side).
(L, Ls: coreless reactor)
Js=O'2CLs=2.0, J=",2 CL=J.5, K=OJCR=5.0,
j=IOOOHz, C=7.5IlF, L=5.07mH, Ls=6.77mH,
R= 10612, Is= I.OA, E=35V, Va=53V.
Fig.7 Measured wave forms of thyristor voltage
across A-K (upper side) and sourse current (under
side).
(L, Ls: coreless reactor)
Js = ",2 GLs=2.0, J=O'2 CL= 1.5, K ='" CR= 2.0,
j=IOOOHz , C=7.5IlF, L=5.07mH, Ls=6.77mH,
R=42.412, Is=J.3A, E=33.8V, Vo=38V.
and Fig. 8. The experimental results of effec-
tive capacitor voltage Vo are shown in Fig. 5
by using x mark, when driving frequency j =
1000 Hz, C= 7.5 f.lF. The experimental results
are similar to the caluculated.
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Fig.9 Experimental result of designed example.
§ 6. Discussion
1) In steady state, the initial current iL +0
flowing in inductance L in every half cycle is
caluculated by a simple formula. Therefore,
the steady state operation of circuit is able to
be solved by the second order simultaneous
differential equation.
2) Concerning the wave forms and the effe-
ctive value of output voltage, the measured
value are similar to the caluculated, though,
it is necessary to consider the voltage drops of
thyristors and d-c souse reactor. As to souse
current, the measured value is a little larger
than the caluculated. This reason is supposed
to be due to the losses of the capacitor C and
the reactor 1. Therefore, it is necessary to co-
nsider the efficiency of circuit elements, for
better approximation.
3) There are many cases which the transf-
ormer is used in the side of the load. In these
cases, the above mentioned circuit conditions
are satisfied without the specified reactor L by
making an air-gap in the core of transformer.
§ 7. Conculusion
The parallel inverter circuit with parallel
inductive load is analyzed. Consequently, by
connection of the reactor L, it is clarified that
the voltage regulation of the inverter circuit is
improved. The design example using the
analyzed reults is shown, and the measured
results of the design example, in which the
voltage drops of the circuit elements are comp-
ensated, are to satisfy the specification.
It is concluded that the configuration is a
usefull type of parallel inverter circuit.
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